A Data - Driven IDCT Architecture for Low Power Video
نویسندگان
چکیده
A Data-Driven IDCT Architecture for Low Power Video Applications Thucydides Xanthopoulos Anantha P. Chandrakasan Charles G. Sodini William J. Dally Massachusetts Institute of Technology Cambridge, Massachusetts 02139 Abstract. Analysis of transform coded (MPEG) video data streams reveals a large percentage of zero-valued Discrete Cosine Transform (DCT) coe cients. A Data-Driven 2D IDCT architecture (DDIDCT) is proposed which exploits this observation for energy e ciency. The DDIDCT architecture exploits variability in the computational workload caused by the presence of zero-valued DCT coefcients by adaptively changing the power supply and the clock frequency of the main computation units. Adaptive minimization of switching events and power supply voltage make the DDIDCT approach more energy e cient than a conventional fast row-column Distributed Arithmetic IDCT implementation by more than an order of magnitude for the same sample rate.
منابع مشابه
Submitted to the European Solid State Circuits Conference, ESSCIRC '96 A Data-Driven IDCT Architecture for Low Power Video Applications
A Data-Driven IDCT Architecture for Low Power Video Applications Thucydides Xanthopoulos Anantha P. Chandrakasan Charles G. Sodini William J. Dally Massachusetts Institute of Technology Cambridge, Massachusetts 02139 Abstract. Analysis of transform coded (MPEG) video data streams reveals a large percentage of zero-valued Discrete Cosine Transform (DCT) coe cients. A Data-Driven 2D IDCT architec...
متن کاملLow power data-dependent transform video and still image coding
This work introduces the idea of data dependent video coding for low power. Algorithms for the Discrete Cosine Transform (DCT) and its inverse are introduced which exploit statistical properties of the input data in both the space and spatial frequency domains in order to minimize the total number of arithmetic operations. Two VLSI chips have been built as a proof-of-concept of data dependent p...
متن کاملA Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC
In this paper, we present an area-efficient 4/8/16/32-point inverse discrete cosine transform (IDCT) architecture for a HEVC decoder. Compared with previous work, this work reduces the hardware cost from two aspects. First, we reduce the logical costs of 1D IDCT by proposing a reordered parallel-in serial-out (RPISO) scheme. By using the RPISO scheme, we can reduce the required calculations for...
متن کاملContext-Aware Fast 3D DCT/IDCT Algorithm for Low- power Video Codec in Mobile Embedded Systems
A context-aware fast algorithm for 3D DCT/ IDCT video coding is presented in the paper. Compared to state-of-art MPEGx/H.26x hybrid schemes the new algorithm is suited for low-power video codec in mobile embedded systems. 1. 3D DCT for Low-power Video Codecs The 2D-DCT is a powerful tool for reducing the spatial information redundancy in 2D images: intraframe coding of still images and videos i...
متن کاملA Low-Power IDCT Macrocell for MPEG-2 MP@ML Exploiting Data Distribution Properties for Minimal Activity
A chip has been designed and tested to demonstrate the feasibility of an ultra-low-power, two-dimensional inverse discrete cosine transform (IDCT) computation unit in a standard 3.3-V process. A data-driven computation algorithm that exploits the relative occurrence of zero-valued DCT coefficients coupled with clock gating has been used to minimize switched capacitance. In addition, circuit and...
متن کامل